Technical Program

Paper Detail

Session:Communication Circuits Design I
Time:Monday, May 24, 11:15 - 12:45
Presentation: Poster
Topic: Circuits and Systems for Communications: Wireline Communications Circuits (Gigabit Ethernet, SONET, other wireline)
Authors: Kuo-Hsing Chen; National Central University 
 Yu-Lung Lo; National Central University 
Abstract: This paper describes a fast-lock delay-lock loop (DLL) with power-on reset (POR) circuit. The POR circuit and coarse tune (CT) circuit are proposed to overcome the problems of the false locking associated with conventional DLL’s and offer the faster locking time. Moreover, the proposed VCDL can reduce dynamic switching power dissipation and noise. The chip is fabricated in a 0.35μm CMOS process. From the measurement results, the DLL can operate correctly from 100 to190MHz and generate equally spaced eight-phase clocks. When the input clock frequency is 100MHz, the measured output clock peak-to-peak jitter and rms jitter are 56ps and 12.44ps, respectively. And when the input clock frequency is 190MHz, the measured output clock peak-to-peak jitter and rms jitter are 46ps and 8.463ps, respectively. Besides, the maximum lock time is 43 clock cycles at 150MHz.

Home -||- Technical Program -||- Call for Participation -||- Paper Submission -||- Paper Review -||- Plenaries
Invited Sessions -||- Registration -||- Tutorials/Short Courses -||- Forums -||- Technical Program Committee
MySchedule -||- Exhibits -||- Housing -||- Information -||- Committee -||- Contact Us

©2021 Conference Management Services -||- email: -||- Last updated Friday, August 17, 2012