VLSI-L7: Low Power Codes and Cryptography

Session Type: Lecture
Time: Monday, May 24, 16:00 - 17:30
Location: Junior Ballroom A/B
Co-Chairs: Mohammed Niamat, University of Toledo and Ramalingam Sridhar, University at Buffalo
 
VLSI-L7.1: ENERGY-PERFORMANCE TRADEOFFS FOR THE SHARED MEMORY IN MULTI-PROCESSOR SYSTEMS-ON-CHIP
         Kimish Patel; Politecnico di Torino
         Enrico Macii; Politecnico di Torino
         Massimo Poncino; Universit√† di Verona
 
VLSI-L7.2: LEFT-TO-RIGHT BINARY SIGNED-DIGIT RECODING FOR ELLIPTIC CURVE CRYPTOGRAPHY
         Rajendra Katti; North Dakota State University
         Xiaoyu Ruan; North Dakota State University
 
VLSI-L7.3: LOW POWER DECODING OF BCH CODES
         Yuejian Wu; Nortel Networks
 
VLSI-L7.4: A HEURISTIC APPROACH TO SYNTHESIZE BOOLEAN FUNCTIONS USING TANT NETWORK
         Hafiz Md. Hasan Babu; Dhaka University
         Md. Rafiqul Islam; Dhaka University
         Rumana Nazmul; Dhaka University
         Md. Anwarul Haque; Dhaka University
         Ahsan Raja Chowdhury; Dhaka University
 
VLSI-L7.5: POWER CONSUMPTION OPTIMIZATION FOR LOW LATENCY VITERBI DECODER
         Mario Steinert; Infineon Technologies AG
         Stefano Marsili; Infineon Technologies AG
 

Home -||- Technical Program -||- Call for Participation -||- Paper Submission -||- Paper Review -||- Plenaries
Invited Sessions -||- Registration -||- Tutorials/Short Courses -||- Forums -||- Technical Program Committee
MySchedule -||- Exhibits -||- Housing -||- Information -||- Committee -||- Contact Us

©2021 Conference Management Services -||- email: organizers@iscas2004.org -||- Last updated Friday, August 17, 2012