VLSI-L6: Image Processing

Session Type: Lecture
Time: Monday, May 24, 14:15 - 15:45
Location: Junior Ballroom C
Co-Chairs: Ming-Der Shieh, National Cheng Kung University and Mohammed Niamat, University of Toledo
 
VLSI-L6.1: EXTENDED INTELLIGENT EDGE-BASED LINE AVERAGE WITH ITS IMPLEMENTATION AND TEST METHOD
         Yu-Lin Chang; National Taiwan University
         Shyh-Feng Lin; National Taiwan University
         Liang-Gee Chen; National Taiwan University
 
VLSI-L6.2: A LOW POWER CURRENT-MODE PIXEL WITH ON-CHIP FPN CANCELLATION AND DIGITAL SHUTTER
         Amine Bermak; Hong Kong University of Science and Technology
         Farid Boussaïd; Edith Cowan University
         Abdesselam Bouzerdoum; Edith Cowan University
 
VLSI-L6.3: A REAL-TIME VLSI MEDIAN FILTER EMPLOYING TWO-DIMENSIONAL BIT-PROPAGATING ARCHITECTURE
         Hideo Yamasaki; University of Tokyo
         Tadashi Shibata; University of Tokyo
 
VLSI-L6.4: RECONFIGURABLE DISCRETE COSINE TRANSFORM PROCESSOR FOR OBJECT-BASED VIDEO SIGNAL PROCESSING
         Po-Chih Tseng; National Taiwan University
         Chao-Tsung Huang; National Taiwan University
         Liang-Gee Chen; National Taiwan University
 
VLSI-L6.5: AN INSTRUCTION SET FOR THE EFFICIENT IMPLEMENTATION OF THE CORDIC ALGORITHM
         Sven Simon; Hochschule Bremen
         Matthias Müller; Hochschule Bremen
         Holger Gryska; Infineon Technologies AG
         Andreas Wortmann; Hochschule Bremen
         Steffen Buch; Infineon Technologies AG
 

Home -||- Technical Program -||- Call for Participation -||- Paper Submission -||- Paper Review -||- Plenaries
Invited Sessions -||- Registration -||- Tutorials/Short Courses -||- Forums -||- Technical Program Committee
MySchedule -||- Exhibits -||- Housing -||- Information -||- Committee -||- Contact Us

©2021 Conference Management Services -||- email: organizers@iscas2004.org -||- Last updated Friday, August 17, 2012