

ISCAS 2004 Forum: New Era of Technology

Design Challenges for Nanoelectronic Circuits and Systems

Yusuf Leblebici

Microelectronic Systems Laboratory
Swiss Federal Institute of Technology
Lausanne – Switzerland

23 May 2004




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Life With and After CMOS



After A. M. Ionescu, M. J. Declercq, S. Mahapatra, K. Banerjee, J. Gautier, "Few Electron Devices: Toward Hybrid CMOS-SET Integrated Circuits," DAC 2002, June 2002, pp. 88-93.




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM




Simulation of Intrinsic Parameter Fluctuations in Decanometer and Nanometer-Scale MOSFETs

Asen Asenov, *Member, IEEE*, Andrew R. Brown, John H. Davies, Savas Kaya, and Gabriela Slavcheva



20 nm MOSFET (2010 ?)
50 Si atoms along the channel



4 nm MOSFET (2020 ?)
10 Si atoms along the channel




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM




Strongly Irregular Device Behavior Expected !



20 nm MOSFET (2010 ?)
50 Si atoms along the channel

Dopant Atoms





4 nm MOSFET (2020 ?)
10 Si atoms along the channel




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM







Potential distribution and electron concentration profile at channel inversion (turn-on)

30 nm x 30 nm MOSFET simulations



Swiss Federal Institute of Technology
EPFL


Microelectronic Systems Laboratory
LSM



IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 45, NO. 12, DECEMBER 1998


Random Dopant Induced Threshold Voltage Lowering and Fluctuations in Sub-0.1 μm MOSFET's: A 3-D "Atomistic" Simulation Study

Asen Asenov



2505


Dramatic fluctuation of the threshold voltage even with the same number of dopant atoms !



Swiss Federal Institute of Technology
EPFL


Microelectronic Systems Laboratory
LSM





(a)

Potential distribution with 170 random dopant atoms in the channel region.




(b)

- (a) Threshold voltage 0.78 V
- (b) Threshold voltage 0.56 V





Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Schematic illustration of the simulated double-gate MOSFETs.


Similar levels of uncertainty
expected for new double-gate
MOSFET structures as well.



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM





Standard deviation of MOSFET off-current approaching one order of magnitude !

Logic circuit design with such unpredictable device characteristics may result in multiple “stuck-open” or “stuck-short” faults.



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



How to design reliable systems with inherently unreliable components ?




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Life With and After CMOS



After A. M. Ionescu, M. J. Declercq, S. Mahapatra, K. Banerjee, J. Gautier, "Few Electron Devices: Toward Hybrid CMOS-SET Integrated Circuits," DAC 2002, June 2002, pp. 88-93.




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Comparison of Nanometer-Scale MOSFET and SET




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM




Single-Electron Transistor (SET) Characteristics



Typical current-voltage characteristics of an C-SET (after K. Likharev)

Introduction: SET Preliminaries



- C_{TD} : Drain tunnel junction capacitance
- C_{TS} : Source tunnel junction capacitance
- R_D : Drain tunnel junction resistance
- R_S : Source tunnel junction resistance
- C_G : Gate capacitance
- $C_{\Sigma} = C_G + C_{TD} + C_{TS}$


To obtain "Coulomb Blockade Effect" one needs:

- opaque tunnel junctions: $R_T > R_Q \sim 26k\Omega$
- $(e^2/C_{\Sigma}) : k_B T > 10 \sim 40$, therefore, needs very tiny island diameter for room temperature operation ($\sim 1nm$)


After Mahapatra et al., IEDM 2003

Introduction: SET Characteristics

I_{DS} vs. V_{GS} @ $\#V_{DS}$



I_{DS} vs. V_{GS} @ $\#T$



$$C_{TD} = C_{TS} = 0.15\text{aF}, C_G = 0.2\text{aF}, R_{TD} = R_{TS} = 1\text{M}\Omega$$

After Mahapatra et al., IEDM 2003




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



SET Circuit Examples



Input-output characteristics of an SET-based inverter circuit




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



SET Circuit Examples



Simulated operation of an SET-based quantizer circuit




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Power Estimation



Good candidate for replacing Si CMOS technology ?
... or co-existing with Si CMOS technology ?

After Uchida et al., ISSCC 2002




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Fabrication Method for IC-Oriented Si Single-Electron Transistors

Yukinori Ono, Yasuo Takahashi, Kenji Yamazaki, Masao Nagase, Hideo Namatsu, Kenji Kurihara, and Katsumi Murase




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Single-Electron Transistors Based on Gate-Induced Si Island for Single-Electron Logic Application

Dae Hwan Kim, Suk-Kang Sung, Kyung Rok Kim, Jong Duk Lee, *Member, IEEE*, and Byung-Gook Park, *Member, IEEE*




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM




A Majority-Logic Device Using an Irreversible Single-Electron Box

Takahide Oya, Tetsuya Asai, Takashi Fukui, and Yoshihito Amemiya



inputs			output
A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Possible Advantages of SETs

or: How to exploit a new technology ?

- Higher integration density
 - Lower power dissipation
- } Closer to “classical” design, only better (?)
-
- New device behavior and functionality
- } More open-ended

In both cases, successful implementation depends on solving the reliability problem.




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



SETMOS Device



After Mahapatra et al., IEDM 2003




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



SETMOS Device Characteristics (1)

I_{DS} vs V_{GS} @ $\#V_{DS}$



After Mahapatra et al., IEDM 2003



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



CMOS & SET: Competitor/Collaborator?

SET	CMOS
+ Nano Scale device	+ High Speed
+ Ultra low power dissipation	+ Very Stable Technology
+ New functionalities	
- Technology for room temperature operation	- SCE/DIBL
- Reproducibility at nanoscale	- Power dissipation
- Low Current drive ($\sim nA$)	- Process variations at nanoscale
- Back ground charge effect	

After Mahapatra et al., IEDM 2003



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
EPFL




462

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 2, FEBRUARY 2003

A Multiple-Valued Logic and Memory With Combined Single-Electron and Metal-Oxide-Semiconductor Transistors

Hiroshi Inokawa, Member, IEEE, Akira Fujiwara, Member, IEEE, and Yasuo Takahashi, Member, IEEE





Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
EPFL



Programmable Single-Electron Transistor Logic for Future Low-Power Intelligent LSI: Proposal and Room-Temperature Operation

Ken Uchida, Member, IEEE, Junji Koga, Ryuji Ohba, and Akira Toriumi, Member, IEEE



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



SET/CMOS Hybrid

Why Hybrid?

- ✓ *SETs have the low power-consumption property and high functionality.*
- ✓ *CMOS advantages compensate for SET disadvantage.*
 - High Input impedance
 - High driving capability
 - High voltage gain
 - High output impedance
 - Low driving capability
 - Small V_{ds}

Therefore,
SET/CMOS hybrid is expected
to be an ultimate LSI.



After Uchida et al., ISSCC 2002




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM






MOSFET and SET Reliability Issues



Short channel effects
Source-to-drain tunneling
Gate oxide leakage
Process variations
Static leakage
Power scaling



Temperature dependence
Background charge
Noise sensitivity
Process variations
Interconnect



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



**Expected device failure rates in the
order of 10 - 20 % !!**

**How to design reliable systems with
inherently unreliable components ?**



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM




Molecular Electronics: Devices, Systems and Tools for Gigagate, Gigabit Chips

Michael Butts
Cadence Design Systems, Inc.
13221 SW 68th Pkwy
Portland, OR 97223
(mbutts@cadence.com)


André DeHon
Dept. of CS, 256-80
California Institute of Technology
Pasadena, CA 91125
(andre@acm.org)

Seth Copen Goldstein
School of Computer Science
Carnegie Mellon University
Pittsburgh, PA 15213
(seth@cs.cmu.edu)



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



After DeHon et al.





Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Diode and FET Junctions



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM




184



IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 1, NO. 4, DECEMBER 2002

Carbon Nanotube Electronics

Joerg Appenzeller, *Member, IEEE*, Joachim Knoch, Richard Martel, Vincent Derycke,
Shalom J. Wind, *Senior Member, IEEE*, and Phaedon Avouris



Future nano-electronic circuits may also be built using carbon nanotube components !




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



CMOS/Nano Co-Design for Crossbar-Based Molecular Electronic Systems

Matthew M. Ziegler, *Student Member, IEEE*, and Mircea R. Stan, *Senior Member, IEEE*




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Fault-Tolerance in Nanocomputers: A Cellular Array Approach


Ferdinand Peper, *Member, IEEE*, Jia Lee, Fukutaro Abo, Tejiro Isokawa, *Member, IEEE*, Susumu Adachi, Nobuyuki Matsui, and Shinro Mashiko



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM





Advantages:

- Very regular fine-grained array architecture
- Array suitable for logic and/or memory
- Fault tolerance at cell level possible
- Dynamic reconfigurability for customization




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



One possibility for robust design:

Adopt neural-network principles to improve immunity against device failures.





CMOS-SET hybrid neuron cell based on threshold function




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM





von Neumann Multiplexing with MAJ-3



Alternative technique using majority multiplexing.




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



The maximum allowable device failure rate remains low...




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM




Robust Design of Boolean Operators: Weighted Averaging



Fault tolerant architecture based on multiple layers

- Schmid and Leblebici, IJCNN 2003

- Schmid and Leblebici, ISCAS 2004



General weighted averaging and re-scaling function used in the third layer



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM




Robust design of Boolean operators

Output transfer function of the two-input NOR circuit, with three redundant units:

- (a) one device failure in the 2nd layer
- (b) one failure in the 2nd layer
- (c) two failures in the 2nd layer
- (d) four failures in the 2nd layer
- (e) two failures in 3rd layer
- (f) four failures in the 2nd layer and one failure in the 3rd layer
- (g) two failures in the 2nd layer
- (h) four failures in the 2nd layer

In most cases, the correct output function can still be obtained by applying the proper threshold decision in the fourth layer.




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



NOR2 Example: Three Redundant Units



Probability of correct operation as a function of device failure rate




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Standard-Cells with Built-in Fault Tolerance ?




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Simplified Design Flow



Simplified design flow incorporating pre-designed robust macro libraries




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Programmable Logic Arrays with Fault Tolerance ?




Swiss Federal Institute of Technology
EPFL


Microelectronic Systems Laboratory
LSM



Programmable Logic Arrays with Fault Tolerance ?



Configuration patterns for different levels of redundancy.




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



Close-up View of SET-based PLA




Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



System Architecture



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM



The Emerging Picture: Some Observations

- Comprehensive measures needed to ensure system robustness both for nanometer CMOS and for “novel” device technologies.
- Co-existence or combination of CMOS and “novel” technologies likely, to exploit complementary advantages.
- Design paradigm must conform to existing standards (design flow) in order to gain widespread acceptance.
- Array-based system architectures may have some advantages in terms of structural regularity, reconfigurability, and fault tolerance.
- No “silver bullet” solution: Design approaches are likely to rely on a combination of measures implemented at different levels of system hierarchy.



Swiss Federal Institute of Technology
EPFL

Microelectronic Systems Laboratory
LSM

