



## National Science Foundation

### Emerging Nanotechnologies for Computing

**ISCAS**  
May 23, 2004

Sankar Basu

Program Director  
Computing & Communications Foundations Division  
E-mail: [sbasu@nsf.gov](mailto:sbasu@nsf.gov), Phone: 703-292-8910





## National Nanotechnology (NNI) Initiative

***Create materials, devices and systems  
with fundamentally new properties  
(because of their small structure) at  
atomic, molecular levels in the length  
scale of approximately 1–100 nm range.***

- 10 Year vision, 3 years into the program
- 16 US federal agencies involved
- Significant impact on microelectronics expected in the long run







## NNI: R&D Funding by Agency

| <i>Fiscal year</i><br>(all in million \$) | <b>2000</b>  | <b>2001</b><br>Enacted/actual | <b>2002</b><br>Enacted/actual | <b>2003</b>  | <b>2004</b><br>Request |
|---|--------------|-------------------------------|-------------------------------|--------------|------------------------|
| National Science Foundation               | 97           | 150 /150                      | 199 /204                      | 221          | 249                    |
| Department of Defense                     | 70           | 110 /125                      | 180 /224                      | 243          | 222                    |
| Department of Energy                      | 58           | 93 /88                        | 91.1 /89                      | 133          | 197                    |
| National Institutes of Health             | 32           | 39 /39.6                      | 40.8 /59                      | 65           | 70                     |
| NASA                                      | 5            | 20 /22/                       | 35 /35                        | 33           | 31                     |
| NIST                                      | 8            | 10 /33.4                      | 37.6 /77                      | 66           | 62                     |
| Environmental Protection Agency           | -            | /5.8                          | 5 /6                          | 5            | 5                      |
| Homeland Security (TSA)                   | -            |                               | 2 /2                          | 2            | 2                      |
| Department of Agriculture                 | -            | /1.5                          | 1.5 /0                        | 1            | 10                     |
| Department of Justice                     | -            | /1.4                          | 1.4 /1                        | 1.4          | 1.4                    |
| <b>TOTAL</b>                              | <b>270.0</b> | <b>422.0 /464.7</b>           | <b>~ 600 /697</b>             | <b>~ 770</b> | <b>~ 849</b>           |


Other NNI (NSET) participants:  
 OSTP, NSTC, OMB, DOC, DOS, DOT, DOTreas, FDA, NRC, DHS, IC

M.C. Roco, NSF, 8/21/03



## NSF Nano Science & Engineering (NSE)

**Trend**  
**expected to**  
**continue !**




- **Nanostructure ‘by Design’, Novel Phenomena 45%**  
 physical, biological, electronic, optical, magnetic
- **Device and System Architecture 20%**  
 interconnect, system integration, pathways



## “Horizontal” knowledge creation “Vertical” transition to Grand Challenges

### Revolutionary Technologies and Products




## *NSE Program Details*

1. **Nanoscale Interdisciplinary Research Teams (NIRT):** approx. 70 large awards/yr
2. **Nanoscale Exploratory Research (NER):** 80 awards/yr
3. **Nanoscale Science & Engineering Centers (NSEC):** 8 centers so far
4. **Nanoscale Science & Engineering Education (NSEE):** 35 awards/yr
5. **National Nanotechnology Infrastructure Network (NNIN):** initial stages



## Moore's Law: Transistors per chip



Source: Stan Williams, Hewlett Packard

RRD 1999

Responsible for major productivity gain during the last decade




## Conventional vs Nanocomputing Projections

- Conventional CMOS scaling will continue for the next 10-15 years
- Heterogeneous new technologies will begin to be integrated into Si platforms by 2015
- Novel nanotech devices needed beyond 2015.
- Considerable lead time needed
- Compatibility with CMOS will leverage existing learning and enable compatibility earlier production of non-CMOS nanodevices



## Emerging Technology Parametrization



## Basic Nano-Building Blocks

- Carbon nano-tubes (CNT) as transistors, interconnects
  - Single Electron Transistors (SET)
  - Non-charge based devices (spin/photonic devices)
  - Quantum dots & QCAs
  - Molecular devices and eventually architectures
  - Still others, FinFETs, RTDs, crossbars
- ....





## Basic Nano-Building Blocks

Issues arise at each level:

- Devices (1 device)
- Circuits (10 devices)
- Blocks (1k devices)
- Systems (10k-1M devices)
- Architectures (1M - 1B devices)
  
- Power/heat removal is more of a concern in "smaller" devices: reversible computing? non-charge transfer devices? Clock slow-down, use parallelism? micro-fluidic cooling?



## Nano-issues in computing

- Techniques for design of reliable systems constructed from unreliable and imprecise components.
- Are there fault models adequate at the nano-scale?
- Are there designed-in self-testing techniques at the nano-scale?
- Are the current generation of design tools applicable at the nano-scale? If not, what needs to be developed?
- Architectures may need to be non-vonNeuman (CNN like?), may exploit asynchronous computing, reconfigurable, defect tolerant ...
- Self-assembly (chemical, biological) may have to be envisaged





## Nano-issues in computing (cont'd)

- Can electron spin (spin-tronics) be of use?
- Scalability of new technologies?
- Separation of the design process from the underlying medium?
- Models of computation, abstraction and design hierarchies. Possible carry over from silicon VLSI:
  - Architecture => Layout => Timing model



## Nanocomputing-What to do?

- Promote dialogue between the silicon design community and non-silicon technologists
- Joint SRC/NSF workshops in areas:
  - Logic
  - Memory
  - Architecture
- Joint SRC/NSF solicitation in Oct, '04 on "Silicon Nanoelectronics and Beyond (SNB)"







**Thank you**

